



# **Intel<sup>®</sup> Pentium<sup>®</sup> M Processor, Intel<sup>®</sup> 855GME Chipset and Intel<sup>®</sup> 6300ESB ICH Development Kit**

**User's Manual**

---

*July 2005*

Order Number: 301176-002



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® Pentium® M Processor, Intel® 855GME Chipset and Intel® 6300ESB ICH Development Kit may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

AlertVIEW, AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Connect, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantIP, Intel, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play logo, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel XScale, IPLink, Itanium, LANDesk, LanRover, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, Shiva, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside., The Journey Inside, TokenExpress, Trillium, VoiceBrick, Vtune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © Intel Corporation, 2005. All rights reserved.

# Contents

1	About This Manual.....	9
1.1	Content Overview .....	9
1.2	Text Conventions .....	10
1.3	Technical Support.....	11
1.3.1	Electronic Support Systems.....	11
1.3.1.1	Online Documents .....	11
1.3.2	Additional Technical Support .....	11
1.4	Product Literature .....	11
1.5	Related Documents .....	12
2	Getting Started .....	13
2.1	Overview .....	13
2.2	Evaluation Board Features .....	13
2.2.1	Processor.....	13
2.2.2	Intel® 855GME GMCH with Intel® 6300ESB ICH Chipset.....	13
2.2.3	Flash System BIOS ROM .....	13
2.2.4	System I/O .....	14
2.3	Included Hardware.....	14
2.4	Software Key Features .....	15
2.4.1	AMIBIOS* .....	15
2.5	Before You Begin.....	15
2.6	Setting up the Evaluation Board .....	16
2.7	Configuring the BIOS .....	19
3	Theory of Operation.....	21
3.1	Block Diagram .....	21
3.2	Thermal Management.....	21
3.3	System Features.....	22
3.3.1	Intel® Pentium® M Processor .....	23
3.3.1.1	Architectural Features.....	23
3.3.1.2	Packaging/Power .....	23
3.3.1.3	Enhanced Intel® SpeedStep® Technology .....	24
3.3.2	Intel® 855GME GMCH with Intel® 6300ESB ICH Chipset.....	24
3.3.2.1	Intel® 855GME Graphics Memory Controller Hub (GMCH).....	24
3.3.2.2	Intel® 6300ESB I/O Controller Hub.....	25
3.3.3	Intel® 82802AC Firmware Hub (FWH).....	25
3.3.4	Boot ROM .....	26
3.3.5	System I/O .....	26
3.3.5.1	Floppy Disk Drive Support .....	26
3.3.5.2	IDE Support .....	27
3.3.5.3	RS-232 Serial Port .....	27
3.3.5.4	IEEE 1284 Parallel Port .....	27
3.3.5.5	USB Ports .....	27
3.3.5.6	AGP/ADD Connector .....	27
3.3.5.7	VGA Port.....	27
3.3.5.8	LVDS Connector .....	27
3.3.5.9	AC'97 Audio .....	28

	3.3.5.10 Line Out, Line IN, CD IN, and MIC IN Connectors.....	28
	3.3.5.11 Keyboard/Mouse Ports .....	28
	3.3.5.12 PCI Slot.....	28
	3.3.5.13 PCI-X Slot .....	28
	3.3.5.14 Watchdog Timer (WDT).....	28
	3.3.5.15 Serial ATA.....	28
	3.3.6 Post Code Debugger .....	28
	3.3.7 In-Target Probe (ITP).....	28
	3.3.8 Clock Generation.....	29
	3.3.8.1 System Clocks .....	29
	3.3.9 Power Supply Requirements .....	29
3.4	Battery Requirements.....	29
4	Hardware Reference .....	31
4.1	Chipset and Major Board Components.....	31
4.2	Expansion Slots and Sockets .....	32
	4.2.1 Processor Socket.....	32
	4.2.2 AGP/ADD Slot Connector.....	32
	4.2.3 32-Bit PCI Slot Connector.....	33
	4.2.4 64-Bit PCI-X Slot Connector.....	34
	4.2.5 DDR SDRAM Slots.....	37
	4.2.6 Firmware Hub (FWH) BIOS Socket.....	37
	4.2.7 Battery .....	37
4.3	Jumpers.....	37
4.4	On-Board Connectors.....	39
	4.4.1 ATX Power Connectors .....	39
	4.4.2 IDE Connectors .....	40
	4.4.3 SATA Connectors.....	41
	4.4.4 Floppy Drive Connector .....	42
	4.4.5 ITP700FLEX Connector.....	42
	4.4.6 Fan Connectors .....	42
	4.4.7 LVDS Connectors.....	42
4.5	On-Board Headers.....	44
	4.5.1 Intruder Header.....	44
	4.5.2 USB Front Panel Header .....	44
	4.5.3 CD IN Header .....	44
	4.5.4 Serial Port Header .....	45
	4.5.5 Front Panel Header .....	45
	4.5.6 Infrared Header.....	45
4.6	Buttons.....	46
4.7	Peripheral Connectors.....	46
	4.7.1 Dual Stacked USB Connector .....	46
	4.7.2 PS/2-Style Mouse and Keyboard Connectors .....	47
	4.7.3 VGA Port.....	47
	4.7.4 Parallel Port .....	48
	4.7.5 Serial Ports .....	48
4.8	Voltage Identification for the Intel® Pentium® M Processor.....	49
5	BIOS Overview .....	51
5.1	Power-On and Configuration .....	51
	5.1.1 Power On.....	51

5.1.2	BIOS Setup Configuration .....	52
5.1.3	Help on Options .....	52
5.1.4	Main Setup.....	52
5.1.4.1	Time and Date .....	52
5.1.5	Advanced Setup .....	53
5.1.5.1	CPU Configuration .....	53
5.1.6	Boot Setup .....	54
5.1.7	Chipset Setup .....	54
5.1.8	Exit.....	54
5.1.8.1	Save Changes and Exit .....	54
5.1.8.2	Discard Changes and Exit .....	54
5.1.8.3	Discard Changes .....	54
5.1.8.4	Load Optimal/Failsafe Defaults .....	55
5.1.8.5	Shortcuts.....	55
5.2	Updating the BIOS.....	55
5.3	Troubleshooting .....	55
5.3.1	Error Messages .....	55
5.3.2	Status Codes .....	55
5.3.3	Fatal Error Codes .....	55
A	Schematics .....	57

## Figures

1	Assembled Board, Top View .....	17
2	Block Diagram - Evaluation Board Overview .....	21
3	Board Layout Diagram.....	31
4	Peripheral Connectors .....	46

## Tables

1	Related Documents .....	12
2	Additional Hardware .....	15
3	System Clocks.....	29
4	Chipset and Major Board Components.....	32
5	Expansion Slots and Sockets .....	32
6	AGP Slot Connector Pinout .....	32
7	32-bit PCI Slot Connector Pinout.....	33
8	64-bit 3.3 V PCI-X Connector Pinout .....	34
9	DDR SDRAM Slots .....	37
10	Jumpers and Jumper Functions .....	38
11	Measurement Headers .....	39
12	On-Board Connectors.....	39
13	ATX Power Connector .....	39
14	IDE Connector Pinout.....	40
15	SATA Connector Pinout.....	41
16	Floppy Drive Connector Pinout.....	42
17	LVDS Panel Connector Pinout .....	43
18	LVDS Panel Backlight Connector Pinout.....	43
19	On-Board Headers.....	44
20	USB Front Panel Header .....	44
21	CD IN Header .....	45

22	Serial Port Header .....	45
23	Front Panel Header .....	45
24	Infrared Header .....	45
25	Buttons .....	46
26	USB Connector Pinout .....	46
27	PS/2-Style Mouse and Keyboard Pinout .....	47
28	VGA Port Signals .....	47
29	Parallel Port Connector Pinout .....	48
30	Serial Port Connector Pinout .....	48
31	VID vs. $V_{CC\_CORE}$ Voltage .....	49
32	Board-Specific Fatal Error Codes .....	56

## Revision History

Date	Revision	Description
March 2004	001	Initial public release of this document.
July 2005	002	<p>General document clean-up. Updates include:</p> <p>Section 1.5: Added relevant documents.</p> <p>Section 2.1: Removed reference to kit containing a power supply.</p> <p>Section 2.2: Updated board features summary. Removed reference to 24-bpp LVDS panel support. Updated System I/O section. Removed section 2.2.5.</p> <p>Section 2.6: Updated Jumper Settings table and moved table to Section 4.3.</p> <p>Section 3.1: Replaced Figure 2 with updated block diagram.</p> <p>Section 3.3: Updated system features section. Corrected errors in System I/O section. Figure 3 (Back Panel I/O Connectors) was corrected and moved to Section 4.7. Added AGP/ADD Connector, LVDS Connector, and AC'97 Audio sections. Updated System Clocks section.</p> <p>Chapter 4: Replaced Board Layout Diagram with corrected version. Corrected Expansion Slots and Sockets section. Added missing tables. Corrected On-Board Connectors section. Added missing tables. Added Jumpers section. Added On-board Headers section.</p> <p>Appendix A: Replaced Fab C, Rev 0 schematics with Fab C, Rev 3 version.</p>





This manual describes how to set up and use the evaluation board and other components included in your Intel® Pentium® M Processor, Intel® 855GME Chipset and Intel® 6300ESB ICH Development Kit.

## 1.1 Content Overview

[Chapter 1, “About This Manual”](#) – This chapter contains a description of conventions used in this manual and instructions for obtaining literature and contacting customer support.

[Chapter 2, “Getting Started”](#) – Provides complete instructions on how to configure the evaluation board and processor assembly by setting jumpers, connecting peripherals, providing power, and configuring the BIOS.

[Chapter 3, “Theory of Operation”](#) – This chapter provides information on the system design.

[Chapter 4, “Hardware Reference”](#) – This chapter provides a description of jumper settings and functions, and pinout information for each connector.

[Chapter 5, “BIOS Overview”](#) – This chapter provides information on BIOS setup and configuration.

[Appendix A, “Schematics”](#) – This appendix contains the schematics for the evaluation board.

## 1.2 Text Conventions

The following notations may be used throughout this manual.

<b>#</b>	The pound symbol (#) appended to a signal name indicates that the signal is active low.
<b>Variables</b>	Variables are shown in <i>italics</i> . Variables must be replaced with correct values.
<b>Instructions</b>	Instruction mnemonics are shown in uppercase. When you are programming, instructions are not case-sensitive. You may use either upper- or lowercase.
<b>Numbers</b>	Hexadecimal numbers are represented by a string of hexadecimal digits followed by the character H. A zero prefix is added to numbers that begin with A through F. For example, FF is shown as 0FFH. Decimal and binary numbers are represented by their customary notations. That is, 255 is a decimal number and 1111 1111 is a binary number. In some cases, the letter B is added for clarity.
<b>Signal Names</b>	Signal names are shown in uppercase. When several signals share a common name, an individual signal is represented by the signal name followed by a number, while the group is represented by the signal name followed by a variable (n). For example, the lower chip-select signals are named CS0#, CS1#, CS2#, and so on; they are collectively called CSn#. A pound symbol (#) appended to a signal name identifies an active-low signal. Port pins are represented by the port abbreviation, a period, and the pin number (e.g., P1.0).
<b>Units of Measure</b>	The following abbreviations are used to represent units of measure:
A	amps, amperes
Gbyte	gigabytes
GHz	gigahertz
Kbyte	kilobytes
KΩ	kilo-ohms
mA	milliamps, milliamperes
Mbyte	megabytes
MHz	megahertz
ms	milliseconds
mW	milliwatts
ns	nanoseconds
pF	picofarads
W	watts
V	volts
μA	microamps, microamperes
μF	microfarads
μs	microseconds
μW	microwatts

## 1.3 Technical Support

### 1.3.1 Electronic Support Systems

Intel's site on the World Wide Web (<http://www.intel.com/>) provides up-to-date technical information and product support. This information is available 24 hours per day, 7 days per week, providing technical information whenever you need it.

#### 1.3.1.1 Online Documents

Product documentation is provided online in a variety of web-friendly formats at:

<http://developer.intel.com/design/intarch/devkits/index.htm>

### 1.3.2 Additional Technical Support

If you require additional technical support, please contact your field sales representative or local distributor.

## 1.4 Product Literature

You can order product literature from the following Intel literature centers.

1-800-548-4725	U.S. and Canada
708-296-9333	U.S. (from overseas)
44(0)1793-431155	Europe (U.K.)
44(0)1793-421333	Germany
44(0)1793-421777	France
81(0)120-47-88-32	Japan (fax only)

## 1.5 Related Documents

For more information, contact your local Intel representative.

**Table 1. Related Documents**

Document	Intel Order Number	Location
Intel® Pentium® M Processor Datasheet	252612	<a href="http://developer.intel.com/design/intarch/">http://developer.intel.com/design/intarch/</a>
Intel® Pentium® M Processor on 90nm Process with 2-MB L2 Cache Datasheet	302189	<a href="http://developer.intel.com/design/intarch/">http://developer.intel.com/design/intarch/</a>
Intel® 855GME Chipset and Intel® 6300ESB I/O Controller Hub Embedded Platform Design Guide	300669	<a href="http://developer.intel.com/design/intarch/">http://developer.intel.com/design/intarch/</a>
Intel® 855GM/855GME Chipset Graphics and Memory Controller Hub (GMCH) Datasheet	252615	<a href="http://developer.intel.com/design/intarch/">http://developer.intel.com/design/intarch/</a>
Intel® 855GM/GME Chipset Graphics and Memory Controller Hub (GMCH) Specification Update	253572	<a href="http://developer.intel.com/design/intarch/">http://developer.intel.com/design/intarch/</a>
Intel® 855GME Chipset Graphics and Memory Controller Hub (GMCH) Specification Update Addendum	274004	<a href="http://developer.intel.com/design/intarch/">http://developer.intel.com/design/intarch/</a>
Intel® 855GME and Intel® 852GME Chipset Memory Controller Hub (MCH) Thermal Design Guide for Embedded Applications	273838	<a href="http://developer.intel.com/design/intarch/">http://developer.intel.com/design/intarch/</a>
Intel® 6300ESB I/O Controller Hub Datasheet	300641	<a href="http://developer.intel.com/design/intarch/">http://developer.intel.com/design/intarch/</a>
Intel® 6300ESB I/O Controller Hub (ICH) Specification Update	300884	<a href="http://developer.intel.com/design/intarch/">http://developer.intel.com/design/intarch/</a>
Intel® 6300ESB I/O Controller Hub (ICH) Thermal and Mechanical Design Guide	300682	<a href="http://developer.intel.com/design/intarch/">http://developer.intel.com/design/intarch/</a>
ITP700 Debug Port Design Guide	249679	<a href="http://developer.intel.com/design/intarch/">http://developer.intel.com/design/intarch/</a>

This chapter identifies the Intel® Pentium® M Processor, Intel® 855GME Chipset and Intel® 6300ESB I/O Controller Hub (ICH) Development Kit's key components, features and specifications. It also describes how to set up the board for operation.

## 2.1 Overview

The development kit contains a baseboard with a Pentium M processor with 1Mbyte L2 cache, 855GME chipset, 6300ESB ICH, and other system board components and peripheral connectors. Various software and documentation are also included in the kit.

**Note:** This manual assumes that you are familiar with the basic concepts involved with installing and configuring hardware for a PC or server system.

## 2.2 Evaluation Board Features

The evaluation board features are summarized below:

### 2.2.1 Processor

- Optimized for the Intel® Pentium® M Processor and Intel® Celeron® M Processor in 478-pin  $\mu$ -FCPGA package with 400 MHz FSB.

### 2.2.2 Intel® 855GME GMCH with Intel® 6300ESB ICH Chipset

- Supports the 855GME chipset with 400 MHz system bus
  - Supports 333/266/200 MHz unbuffered DDR with a maximum of two double-sided DIMMs for a total of 2GB of system memory
  - ECC support in integrated graphics mode only
- Supports the 6300ESB ICH

### 2.2.3 Flash System BIOS ROM

- Intel® 82802AC Firmware Hub (FWH)
- 8 Mbit
- AMI\* system BIOS

## 2.2.4 System I/O

- Two PCI slots
- Two PCI-X slots
- Four USB 2.0 ports (Two in the back and two in the front)
- Two Serial ATA connectors
- Two Parallel ATA connectors
- Two Serial ports from 6300ESB ICH
- One Serial port header from Super I/O
- One Parallel port from Super I/O
- Two PS/2 ports from Super I/O
- One Floppy connector from Super I/O
- Line IN, Line Out, CD IN and MIC IN connectors
- VGA Connector
- AGP/ADD Connector
- LVDS Connector

## 2.3 Included Hardware

The following hardware is included in the development kit:

- Evaluation board (baseboard) with battery
- BIOS Image from American Megatrends\* (FWH installed on board)
- One Pentium M processor with 1 Mbytes L2 cache at 1.6 GHz with 400 MHz FSB (installed on board)
- One processor fansink thermal solution and metal attachment bracket
- One MCH heatsink and attachment clip
- One 128 Mbytes DDR DIMM
- 80-pin IDE cable for the hard disk drive (cable will support two IDE devices)

## 2.4 Software Key Features

**Note:** Software in the kit is provided free by the vendor and is only licensed for evaluation purposes. Refer to the documentation in your development kit for further details on any terms and conditions that may be applicable to the granted licenses. Customers using tools that work with other third party products must have licensed those products. Any targets created by those tools should also have appropriate licenses. Software included in the kit is subject to change.

Refer to <http://developer.intel.com/design/intarch/devkits> for details on additional software from other third party vendors.

### 2.4.1 AMIBIOS\*

The evaluation board is pre-installed and licensed with a copy of AMIBIOS8\* from American Megatrends\*.

## 2.5 Before You Begin

Table 2 presents the additional hardware you may need for your development kit.

**Table 2. Additional Hardware**

Component	Description
VGA Monitor	You can use any standard VGA or greater resolution monitor.
Keyboard	You can use a keyboard with a PS/2 style connector or adapter. A USB keyboard can also be used.
Mouse	You can use a mouse with a PS/2 style connector or adapter. A USB mouse can also be used.
IDE Devices	You can connect up to four IDE devices to the evaluation board. One IDE hard drive and cable are included in your kit. The cable accommodates the included hard drive and one other IDE device, such as a CD-ROM drive or another hard drive.
SATA Devices	You can connect up to two SATA drives to the evaluation board. No SATA drives or cables are included in the development kit.
Floppy Drive	You can connect up to two floppy drives to the connector on the evaluation board. No floppy drives or cables are included in the development kit.
Video Adapter	You can use the on-board video adapter supplied with your kit, or you may install your own PCI or AGP video adapter. You must procure and install the correct drivers for any additional video adapters.
Network Adapter	An Ethernet controller is not included in this development kit. An external controller is required to connect to your network; however you are responsible for installing the correct drivers for any network cards.
Other Devices and Adapters	The evaluation board behaves much like a standard PC motherboard. Many PC-compatible peripherals can be attached and configured to work with the evaluation board. For example, you may want to install a sound card or additional network adapters. You are responsible for procuring and installing any drivers required for additional devices.
ATX Power Supply	You must use an ATX 12 V power supply with a minimum of 300 W support.

## 2.6 Setting up the Evaluation Board

Once you have gathered the hardware described in the last section, follow the steps below to set up your development kit. This manual assumes you are familiar with basic concepts involved with installing and configuring hardware for a PC or server system.

1. **Ensure a safe work environment.** Make sure you are in a static-free environment before removing any components from their anti-static packaging. The evaluation board is susceptible to electrostatic discharge, which may cause product failure or unpredictable operation.

**Caution:** Connecting the wrong cable or reversing a cable may damage the evaluation board and may damage the device being connected. Since the board is not in a protective chassis, use caution when connecting cables to this product.

**Caution:** Missing AT mounting hole under PCI-X connection. Use caution if mounting in a chassis.

2. **Verify kit contents.** Inspect the contents of your kit, and ensure that everything listed in [Section 2.3](#) is included. Check for damage that may have occurred during shipment. Contact your Intel sales representative if any items are missing or damaged.
3. **Gather tools.** You will need a Phillips-head screwdriver and a 6/32-inch hex wrench for installation.
4. **Check jumper settings.** Verify that the following jumpers are set in their default state (see [Table 10 on page 38](#)).
5. **Verify installed hardware.** Make sure the following hardware is populated on your evaluation board:
  - One Pentium M processor in socket U8D1
  - BIOS FWH in socket U1H1
  - Battery in battery holder BH1G1

**Note:** The above hardware should have been correctly installed at the factory. If they are not installed correctly, DO NOT power on the board. Correctly re-install the components before proceeding. If you suspect that any of the kit components have been damaged, contact your Intel field sales representative or local distributor for assistance.




6. **Install fansinks.** You must install a fansink on the processor. Place the white gasket on the heat sink retention mechanism. From the back of the board feed the heat sink retention mechanism lugs up through the board. Apply an even amount of thermal grease on the die of the Pentium M processor. Place the fansink on top of the processor, fitting it onto the retention mechanism lugs. Slide the fansink to lock it onto the retention mechanism lugs. Rotate the heatsink clockwise to apply slight pressure onto the die. Connect the three-pin fansink power connector to connector J9F1 on the evaluation board.

**Caution:** Applying excess pressure may cause the die to crack.

7. **Install memory.** Your kit includes one 128 Mbyte DIMM. Install the DIMM in memory slot J4G1 or J4G2. To install, ensure the tabs on the slot are open, or rotated outward from the slot. Line up the DIMM above the slot (the DIMM is keyed so that it only fits in the slot in one orientation). Firmly, but carefully, insert the DIMM into the slot until the tabs close.

**Figure 1. Assembled Board, Top View**



8. **Install storage devices.** There are two IDE connectors on the evaluation board. Each connector supports two IDE devices—a master and a slave. The kit includes one IDE hard drive.

For a correct boot-up of the system, ensure that the included hard drive is installed as the primary master.

**Note:** Master/slave settings are determined by a jumper on each IDE device. Consult the device label/documentation to verify that the jumper is set correctly for the configuration you choose.

A CD-ROM drive or additional hard drive may be installed as a primary slave device or secondary master/slave device.

To install the included hard drive on the evaluation board:

- a. Verify that the jumper on the hard drive is set correct for single or master, depending on your configuration.
- b. Connect the short end of the IDE cable to the IDE connector J4H2 on the board. Ensure that the tracer on the cable is aligned with pin 1 of the connector.
- c. Connect the middle connector of the cable to the hard drive. Again, ensure that the cable tracer is aligned with pin 1 of the connector.

**Note:** Failure to properly align the IDE cable may damage the evaluation board and/or the hard drive.

- d. Connect a large four-pin power connector from the power supply to the hard drive.
- e. Install the CD-ROM drive (optional). A CD-ROM drive is not included in the kit and is not required, but you may find it useful in loading additional software. You must furnish your own CD-ROM drive. To install it on the evaluation board:
  - Verify that the jumper on the CD-ROM drive is set for slave.
  - Connect the unused end of the IDE cable you already attached to the evaluation board to the CD-ROM drive. Ensure that the cable tracer is aligned with pin 1 of the CD-ROM drive connector.
  - Connect a large four-pin power connector from the power supply to the CD-ROM drive.
- f. Install the floppy drive (optional). A floppy disk drive is not included in your kit and is not required, but you may find it useful in loading additional software. You must furnish your own floppy drive(s) and cable. To install a floppy drive on the evaluation board:
  - Connect the floppy cable to the floppy connector J4J2. Ensure that the tracer on the cable is aligned with pin 1 of the connector.
  - Connect the other end of the floppy cable to the floppy drive. Ensure that the tracer on the cable is aligned with pin 1 of the connector.
  - Connect a power cable to the floppy drive.

9. **Connect the monitor.** Connect the monitor cable to the VGA port.

10. **Connect the keyboard and mouse.** Connect a PS/2 mouse and keyboard to the stacked PS/2 connector on the evaluation board. The top connector is for the mouse, and the bottom is for the keyboard. Alternatively, you may plug a USB keyboard and a USB mouse into one or both of the USB connectors on the evaluation board. Note that a legacy (PS/2) keyboard may be required for BIOS setup.

11. **Connect the power supply.** Make sure the power supply is turned off and unplugged. Connect the ATX power supply cables to connector J7J5 on the evaluation board. Next, plug the power cord into the power supply and the wall.

12. **Power up the system.** Turn on the monitor, then turn on the evaluation board. The on-board power on/off button is located at SW1J1. The on-board reset button is located at SW1H1.

**Caution:** Ensure that the fansink on the processor is operating. If not, turn off the power immediately and verify that the fansink is connected to the board correctly (see [Step 6](#)). If the fansink is not operating, contact your Intel field sales representative or local distributor.

## 2.7 Configuring the BIOS

An AMIBIOS\* is pre-loaded on the evaluation board. You may need to make changes to the BIOS to enable hard disks, floppy disks and other supported features. You may use the Setup program to modify BIOS settings and control the special features of the system. Setup options are configured through a menu-driven user interface. On first boot-up of the system, you may want to use the BIOS setup program to verify the date/time and boot device.

**Note:** *Pressing the Delete key during boot causes the system to enter into the BIOS setup program.*


Refer to [Chapter 5, “BIOS Overview”](#) for more information.

BIOS updates can be obtained by contacting your local field sales representative or local distributor.



## 3.1 Block Diagram

Figure 2. Block Diagram - Evaluation Board Overview



## 3.2 Thermal Management

The objective of thermal management is to ensure that the temperature of each component is maintained within specified functional limits. The functional temperature limit is the range within which the electrical circuits may be expected to meet their specified performance requirements. Operation outside the functional limit may degrade system performance and cause reliability problems.

The development kit is shipped with fansink thermal solutions to be installed on the processor. This thermal solution has been tested in an open air environment at room temperature and is sufficient for evaluation purposes. The designer must ensure that adequate thermal management is provided for any customer-derived designs.

## 3.3 System Features

### Supported Processors:

- Intel® Pentium® M Processor
- Intel® Pentium® M Processor on 90nm Process with 2-MB L2 Cache
- Intel® Celeron® M Processor
- 400 MHz Front Side Bus (FSB) support

### Chipset:

- Intel® 855GME Chipset GMCH with 400 MHz FSB support
- Intel® 6300ESB ICH with PCI-X 66 MHz support

### Memory:

- One channel unbuffered DDR 200/266/333 MHz (PC1600/2100/2700) support
- Two DIMMs, 1 GByte maximum per DIMM for 2 GByte maximum total memory
- 128 Mbit, 256 Mbit, and 512 Mbit DDR device technology support
- ECC supported (in integrated graphics mode)

### Graphics:

- Integrated graphics (CRT, LVDS, DVOB/C)
- LVDS supports data format up to 18-bpp
- AGP 4X 1.5V support

### Expandability:

- Two PCI slots
- Two PCI-X slots
- Four USB 2.0 ports (Two in the back and two in the front)
- Two Serial ATA connectors
- Two Parallel ATA connectors
- Two Serial ports from 6300ESB ICH
- One Serial port header from Super I/O
- One Parallel port from Super I/O
- Two PS/2 ports from Super I/O
- One Floppy connector from Super I/O

Audio:

- AC '97 integrated audio
- Line IN, Line Out, CD IN and MIC IN connectors

### 3.3.1 Intel® Pentium® M Processor

The Pentium M processor is a high performance, lower voltage processor with several micro-architectural enhancements over existing Intel mobile processors. Some key features of the Pentium M processor micro-architecture include:

- Dynamic execution
- Data pre-fetch logic
- 400 MHz source-synchronous FSB
- On-die 1 Mbyte second level (L2) cache with Advanced Transfer Cache Architecture
- Streaming SIMD Extensions 2 (SSE2)
- Enhanced Intel SpeedStep® technology.

The FSB uses source-synchronous transfer of address and data to improve performance and enable addressing at 2x the system bus frequency and data transfers at 4x the system bus frequency of 100 MHz. This allows the 400 MHz system bus support to transfer data at 3.2 Gbytes/s.

The Pentium M processor includes the advanced micro-architecture features described in the following sections.

#### 3.3.1.1 Architectural Features

- On-die primary 32 Kbyte instruction cache and 32 Kbyte write-back data cache
- On-die 1 Mbyte L2 cache
- Supports Streaming SIMD Extensions 2 (SSE2)
- Assisted Gunning Transceiver Logic (AGTL+) bus driver technology
- Enhanced Intel SpeedStep technology to enable real-time dynamic switching between multiple voltage and frequency points
- Supports host bus Dynamic Bus Inversion (DINV)
- Dynamic power down of data bus buffers
- BPRI# control to disable address/control buffers

#### 3.3.1.2 Packaging/Power

- 479-ball Micro-FCBGA packages
- 478-pin Micro-FCPGA packages
- V<sub>CC-CORE</sub>: 1.484 V (highest frequency mode) to 0.956 V (lowest frequency mode)
- VCCA (1.8 V)
- VCCP (1.05 V)

### 3.3.1.3 Enhanced Intel® SpeedStep® Technology

The Pentium M processor features Enhanced Intel SpeedStep technology. Unlike current implementations of Enhanced Intel SpeedStep technology, this technology may enable the processor to switch between multiple frequency and voltage points instead of two. This may enable superior performance with optimal power savings. Switching between states may be software controlled, unlike previous implementations where the GHI# pin is used to toggle between two states. Following are the key features of Enhanced Intel SpeedStep technology:

- Multiple voltage/frequency operating points provide optimal performance at the lowest power. A subset of available operating points may be selectable to provide maximum flexibility.
- Voltage/Frequency selection may be software controlled by writing to processor MSRs (Model Specific Registers) thus eliminating chipset dependency.
  - When the target frequency is higher than the current frequency,  $V_{CC}$  is ramped up by placing a new value on the VID pins and the PLL then locks to the new frequency.
  - When the target frequency is lower than the current frequency, the PLL locks to the new frequency and then the  $V_{CC}$  is changed through the VID pin mechanism.
  - Software transitions are accepted at any time. When a previous transition is in progress, the new transition is deferred until its completion.
- The processor may control voltage ramp rates internally to ensure glitch-free transitions.
- Low transition latency and large number of transitions possible per second.
  - Processor core (including L2 cache) is unavailable for up to 10  $\mu$ s during the frequency transition.
  - The bus protocol (BNR# mechanism) is used to block snooping during the transition.
- No bus master arbiter disable required prior to transition and no processor cache flush necessary.
- Improved thermal throttling:
  - When the on-die thermal sensor indicates that the die temperature is too high, the processor may automatically perform a transition to a lower frequency/voltage specified in a software-programmable MSR.
  - The processor waits for a time period (target value is 1 ms). When the die temperature is down to acceptable levels an up transition to the previous frequency/voltage point occurs.
  - An interrupt is generated for up and down throttling transitions, enabling better system level thermal management.

### 3.3.2 Intel® 855GME GMCH with Intel® 6300ESB ICH Chipset

The 855GME chipset GMCH component provides the processor interface, SDRAM interface, display interface, and hub interface in an 855GME chipset platform. The Intel 855GME chipset GMCH is optimized for the Pentium M processor. It supports a single channel of DDR memory. The 855GME chipset GMCH contains advanced power management logic. The 855GME chipset platform supports the 6300ESB ICH, which contains many enhancements to the Intel® ICH4 and Intel® ICH5.

#### 3.3.2.1 Intel® 855GME Graphics Memory Controller Hub (GMCH)

The 855GME chipset contains the following functionality:



- Optimized for Pentium M processor and Intel® Celeron® M Processor
  - Eight-deep in-order queue
  - AGTL+ bus driver technology with integrated AGTL+ termination resistors and low voltage operation ( $V_{TT} = 1.05V$ )
  - Supports Enhanced Intel SpeedStep technology
  - Support for DPWR# signal to Pentium M processor for FSB power management
- Supports a single channel of DDR SDRAM memory
  - System memory supports DDR200/266/333 MHz (SSTL\_2) DDR SDRAM
  - DDR SDRAM devices with densities of 128-Mbit, 256-Mbit, and 512-Mbit technology
  - Up to 2 GBytes (512-Mbit technology) with two DIMMs
- Integrated graphics capabilities:
  - Display Core frequency at 133 MHz, 200 MHz, or 250 MHz
  - Render Core frequency at 100 MHz, 133 MHz, 166 MHz, 200 MHz, or 250 MHz
  - Provides supports four display ports: one progressive scan analog monitor, dual channel LVDS interface and two DVO ports.
- AGP 4x (1.5V only)
- 732-pin Micro-FCBGA package

### 3.3.2.2 Intel® 6300ESB I/O Controller Hub

The 6300ESB ICH is designed for a variety of processors/memory controller hubs and contains enhancements to the Intel ICH4 and Intel ICH5.

Features:

- PCI, PCI-X, USB2.0, ATA100, SATA, Watch Dog Timer (WDT)
- Hub Interface 1.5
- Serial Interface Unit
- Port 60/64 emulation
- Allows user to boot without Super I/O
- 37 GPIOs including four high drive and five blinking
- AC'97 integrated audio

### 3.3.3 Intel® 82802AC Firmware Hub (FWH)

A socketed 8 Mbit FLASH device is used to store system BIOS and video BIOS, as well as an Intel® Random Number Generator (RNG). A bootblock locking jumper is provided to allow a mechanical means of protecting the bootblock BIOS firmware. All BIOS programming is controlled via software

FWH Features:

- 32-pin PLCC package

- 8-Mbit flash memory
- Symmetrically-blocked flash memory array (64 Kbyte)
- Pin and register-based block locking
- Integrated hardware RNG
- Single-byte read/write
- Five GPIOs

### 3.3.4 Boot ROM

The system boot ROM is installed on the Intel® 82802AC FWH device, socketed at U1H1. The FWH is addressable on the LPC bus off the 6300ESB ICH.

### 3.3.5 System I/O

The evaluation board contains the following I/O devices.

- Floppy controller support
- Primary and secondary IDE interface (supports four drives)
- Three serial ports (two on the back panel and one on the front header)
- One parallel port
- Four USB ports (two on the back panel, two on the front header)
- AGP/ADD connector
- VGA port
- LVDS connector
- AC'97 specification compliant audio
- Line Out, Line IN, CD IN and MIC IN connectors
- PS/2-style keyboard and mouse ports
- Two PCI Slots
- Two PCI-X Slots
- WDT
- Two SATA connectors

Refer to [Table 5, “Expansion Slots and Sockets” on page 32](#) for expansion slots and sockets, [Table 10, “Jumpers and Jumper Functions” on page 38](#) for locations of jumpers, [Table 12, “On-Board Connectors” on page 39](#) for on-board connectors, [Table 19, “On-Board Headers” on page 44](#) for on-board headers, and [Figure 4, “Peripheral Connectors” on page 46](#) for locations of back-panel connectors.

#### 3.3.5.1 Floppy Disk Drive Support

One 34-pin floppy connector is provided on the evaluation board, which will support up to two floppy drives.

### 3.3.5.2 IDE Support

The evaluation board supports both a primary and secondary IDE interface through two 40-pin IDE connectors. PRI IDE is the primary interface and SEC IDE is the secondary interface.

There are two IDE channel connectors: primary and secondary. Each channel allows two IDE devices per channel. Supports UltraATA/33/66/100 interfacing.

### 3.3.5.3 RS-232 Serial Port

The evaluation board provides three built-in serial ports, two from the 6300ESB ICH and one from the Super I/O device.

### 3.3.5.4 IEEE 1284 Parallel Port

One 25-pin DSUB IEEE 1284 Standard/EPP/ECP parallel port is provided on the evaluation board.

### 3.3.5.5 USB Ports

The evaluation board contains two UHCI Host Controllers and one EHCI Host Controller. Each UHCI Host Controller includes a root hub with two separate USB ports each, for a total of four legacy USB ports. The EHCI Host Controller includes a root hub that supports up to four USB 2.0 ports. A maximum of four USB ports are supported at any given time. The connection to either a UHCI or the EHCI is dynamic and dependent on the USB device capability, meaning that all ports support High Speed/Full Speed/Low Speed (HS/FS/LS).

### 3.3.5.6 AGP/ADD Connector

The evaluation board has one AGP 4X/1.5 V connector. The 855GME with 6300ESB ICH Chipset Development Kit supports AGP 2.0 specifications.

The evaluation board also provides electrical and mechanical support for AGP Digital Display (ADD) cards when using the integrated graphics capability of the 855GME. However, the BIOS which is contained in the evaluation kit does not provide support for ADD cards. Please work with your BIOS vendor to enable your specific ADD card.

**Note:** A jumper is required to identify whether an AGP card or ADD card is inserted. Refer to [Table 10, “Jumpers and Jumper Functions”](#) on page 38 for details.

### 3.3.5.7 VGA Port

The VGA port is a 15-pin DSUB female connector for output to a monitor.

### 3.3.5.8 LVDS Connector

The LVDS connector is used for output to a LVDS TFT panel. The Intel 855GME LVDS interface connector is based on the *Common Panel Interface Specification, Rev 1.5*.

### **3.3.5.9 AC'97 Audio**

The evaluation board has AC'97 audio. The digital link in this development kit is AC'97 Rev 2.2 compliant.

### **3.3.5.10 Line Out, Line IN, CD IN, and MIC IN Connectors**

The evaluation board provides Line Out, Line IN, CD IN, and MIC IN connectors.

### **3.3.5.11 Keyboard/Mouse Ports**

There is one stacked PS/2 connector for a keyboard and mouse. The top connector is for the mouse, and the bottom connector is for the keyboard.

### **3.3.5.12 PCI Slot**

The evaluation board has two 32-bit/33 MHz PCI connectors on the evaluation board, which supports 3.3 V and 5 V devices.

### **3.3.5.13 PCI-X Slot**

The evaluation board has two 64-bit/66 MHz PCI-X connectors, which only supports 3.3 V devices. The PCI-X bus is capable of supporting 4 masters and has support for 64 bit addressing using DAC protocol. The PCI-X bus supports PCI 2.2 specification at 33 MHz and at PCI 64/66MHz. PCI-X 133/100 MHz is not supported. The PCI-X 66 MHz bus may support up to 533 Mbytes transfers.

### **3.3.5.14 Watchdog Timer (WDT)**

The evaluation board contains the Watchdog Timer (WDT) feature, which provides unassisted reboot upon system hang. It also supports two modes: free running or WDT.

### **3.3.5.15 Serial ATA**

The evaluation board includes two integrated Serial ATA devices. The SATA controllers are completely software transparent with IDE interface while providing a lower pin count and higher performance than previous standard IDE controllers.

## **3.3.6 Post Code Debugger**

An on-board Post Code Debugger is implemented directly on the evaluation board.

## **3.3.7 In-Target Probe (ITP)**

The evaluation board contains an in-target probe (ITP) connector for an ITPFlex. You must use an ITPFlex, which is specific to the Pentium M processor. Other ITPs will not work and if installed, could damage the platform and/or the ITP.

### 3.3.8 Clock Generation

The clock synthesizer on the baseboard generates and distributes the clocks used by the entire system.

#### 3.3.8.1 System Clocks

The CK409 Clock Synthesizer is the primary source of clock generation for most of the clocks on the baseboard. The following clock groups are found on the Intel® Pentium® M Processor and Intel® 855GME Chipset Scalable Performance Board Development Kit. For more information on these clocks, see the *Intel® 855GME Chipset and Intel® 6300ESB ICH Embedded Platform Design Guide*. Table 3 presents the system clocks.

**Table 3. System Clocks**

Clock Name	Clock Speed
CPU	100 MHz
PCI	33 MHz
DOT	48 MHz
3V66	66 MHz
REF0	14.318 MHz
USB	48 MHz
APIC	33 MHz
SRC	100 MHz

### 3.3.9 Power Supply Requirements

The Intel® Pentium® M Processor, Intel® 855GME Chipset and Intel® 6300ESB ICH Development Kit must use an ATX12V power supply with a minimum of 300W support.


## 3.4 Battery Requirements

A type 2032 3 V lithium coin cell battery is included on the evaluation board.



This section provides reference information on the hardware, including locations of evaluation board components, connector pinout information, and jumper settings. Figure 3 shows the board layout diagram.

**Figure 3. Board Layout Diagram**



## 4.1 Chipset and Major Board Components

Table 4 presents the chipset and other major components on the evaluation board.

**Table 4. Chipset and Major Board Components**

Component Designator	Component Description
U6E1	Intel® 855GME Graphics Memory Controller Hub (GMCH)
U3G1	Intel® 6300ESB ICH
U8D1	Intel® Pentium® M Processor
U1H1	Intel® 82802AC Firmware Hub (FWH)

## 4.2 Expansion Slots and Sockets

Table 5 presents the expansion slots and sockets on the evaluation board.

**Table 5. Expansion Slots and Sockets**

Slot/Socket Reference Designator	Slot/Socket Description
U8D1	Processor Socket
J4C2	AGP/ADD Slot
J2B2	32/33 PCI Slot 0
J3B1	32/33 PCI Slot 1
J1B1	PCI-X Slot 0
J2B1	PCI-X Slot 1
J4G1	DDR DIMM 0
J4G2	DDR DIMM 1
U1H1	Firmware Hub (FWH) BIOS Socket
BH1G1	Battery

### 4.2.1 Processor Socket

There is one 478-pin  $\mu$ -FCPGA processor socket on the evaluation board. The processor is keyed so that it fits into the socket in one particular orientation. The socket is released by lifting the cam lever.

**Note:** Do not force the processor into the socket, or you may damage the processor and/or socket. The evaluation board is designed to support future processor speeds.

### 4.2.2 AGP/ADD Slot Connector

Table 6 presents the pinout for AGP/ADD slot connector J4C2.

**Table 6. AGP Slot Connector Pinout (Sheet 1 of 2)**

Pin	B	A	Pin	B	A	Pin	B	A
1	OVRcnt#	12V	23	GND	GND	45	KEY	KEY
2	5.0V	TYPEDET#	24	3.3V AUX	Reserved	46	DEVSEL#	TRDY#
3	5.0V	Reserved	25	VCC3.3	VCC3.3	47	Vddq1.5	STOP#
4	USB+	USB-	26	AD31	AD30	48	PERR#	PME#
5	GND	GND	27	AD29	AD28	49	GND	GND



**Table 6. AGP Slot Connector Pinout (Sheet 2 of 2)**

Pin	B	A	Pin	B	A	Pin	B	A
6	INTB#	INTA#	28	VCC3.3	VCC3.3	50	SERR#	PAR
7	CLK	RST#	29	AD27	AD26	51	C#/BE1	AD15
8	REQ#	GNT#	30	AD25	AD24	52	Vddq1.5	Vddq1.5
9	VCC3.3	VCC3.3	31	GND	GND	53	AD14	AD13
10	ST0	ST1	32	AD_STBF1	AD_STBS1	54	AD12	AD11
11	ST2	Reserved	33	AD23	C#/BE3	55	GND	GND
12	RBF#	PIPE#	34	Vddq1.5	Vddq1.5	56	AD10	AD9
13	GND	GND	35	AD21	AD22	57	AD8	C#/BE0
14	Reserved	WBF#	36	AD19	AD20	58	Vddq1.5	Vddq1.5
15	SBA0	SBA1	37	GND	GND	59	AD_STBF0	AD_STBS0
16	VCC3.3	VCC3.3	38	AD17	AD18	60	AD7	AD6
17	SBA2	SBA3	39	C#/BE2	AD16	61	GND	GND
18	SB_STBF	SB_STBS	40	Vddq1.5	Vddq1.5	62	AD5	AD4
19	GND	GND	41	IRDY#	FRAME#	63	AD3	AD2
20	SBA4	SBA5	42	KEY	KEY	64	Vddq1.5	Vddq1.5
21	SBA6	SBA7	43	KEY	KEY	65	AD1	AD0
22	Reserved	Reserved	44	KEY	KEY	66	AGPVrefcg	AGPVrefgc

### 4.2.3 32-Bit PCI Slot Connector

Table 7 presents the signals assigned to the 32-bit PCI slot connectors J2B2 and J3B1.

**Table 7. 32-bit PCI Slot Connector Pinout (Sheet 1 of 2)**

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A1	TRST#	B1	-12 V	A32	AD16	B32	AD17
A2	+12 V	B2	TCK	A33	3.3 V	B33	C/BE2#
A3	TMS	B3	GND	A34	FRAME#	B34	GND
A4	TDI	B4	TDO	A35	GND	B35	IRDY#
A5	5 V	B5	5 V	A36	TRDY#	B36	3.3 V
A6	INTA#	B6	5 V	A37	GND	B37	DEVSEL#
A7	INTC#	B7	INTB#	A38	STOP#	B38	GND
A8	5 V	B8	INTD#	A39	3.3 V	B39	LOCK#
A9	Reserved	B9	PRSNT1#	A40	SMBCLK	B40	PERR#
A10	5 V	B10	Reserved	A41	SMBDATA	B41	3.3 V
A11	Reserved	B11	PRSNT2#	A42	GND	B42	SERR#
A12	GND	B12	GND	A43	PAR	B43	3.3 V
A13	GND	B13	GND	A44	AD15	B44	C/BE1#
A14	3.3 V <sub>AUX</sub>	B14	Reserved	A45	3.3 V	B45	AD14

**Table 7. 32-bit PCI Slot Connector Pinout (Sheet 2 of 2)**

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A15	RST#	B15	GND	A46	AD13	B46	GND
A16	5 V	B16	CLK	A47	AD11	B47	AD12
A17	GNT#	B17	GND	A48	GND	B48	AD10
A18	GND	B18	REQ#	A49	AD9	B49	GND
A19	PME#	B19	5 V	A50	KEY	B50	KEY
A20	AD30	B20	AD31	A51	KEY	B51	KEY
A21	3.3 V	B21	AD29	A52	CBE0#	B52	AD8
A22	AD28	B22	GND	A53	3.3 V	B53	AD7
A23	AD26	B23	AD27	A54	AD6	B54	3.3 V
A24	GND	B24	AD25	A55	AD4	B55	AD5
A25	AD24	B25	3.3 V	A56	GND	B56	AD3
A26	IDSEL	B26	C/BE3#	A57	AD2	B57	GND
A27	3.3 V	B27	AD23	A58	AD0	B58	AD1
A28	AD22	B28	GND	A59	5 V	B59	5 V
A29	AD20	B29	AD21	A60	REQ64#	B60	ACK64#
A30	GND	B30	AD19	A61	5 V	B61	5 V
A31	AD18	B31	3.3 V	A62	5 V	B62	5 V

## 4.2.4 64-Bit PCI-X Slot Connector

Table 8 presents the 64-bit 3.3 V PCI-X slot connector pinout for J1B2 and J2B1.

**Table 8. 64-bit 3.3 V PCI-X Connector Pinout (Sheet 1 of 4)**

Pin	Signal	Pin	Signal
A1	TRST#	B1	-12V
A2	+12V	B2	TCK
A3	TMS	B3	GND
A4	TDI	B4	TDO
A5	5V	B5	5V
A6	INTA#	B6	5V
A7	INTC#	B7	INTB#
A8	5V	B8	INTD#
A9	Reserved	B9	PRSNT1#
A10	3.3V	B10	Reserved
A11	Reserved	B11	PRSNT2#
A12	KEY	B12	KEY
A13	KEY	B13	KEY
A14	3.3V aux	B14	Reserved

**Table 8. 64-bit 3.3 V PCI-X Connector Pinout (Sheet 2 of 4)**

Pin	Signal	Pin	Signal
A15	RST#	B15	GND
A16	3.3V	B16	CLK
A17	GNT#	B17	GND
A18	GND	B18	REQ#
A19	PME#	B19	3.3V
A20	AD30	B20	AD31
A21	3.3V	B21	AD29
A22	AD28	B22	GND
A23	AD26	B23	AD27
A24	GND	B24	AD25
A25	AD24	B25	3.3V
A26	IDSEL	B26	C/BE3#
A27	3.3V	B27	AD23
A28	AD22	B28	GND
A29	AD20	B29	AD21
A30	GND	B30	AD19
A31	AD18	B31	3.3V
A32	AD16	B32	AD17
A33	3.3V	B33	C/BE2#
A34	FRAME#	B34	GND
A35	GND	B35	IRDY#
A36	TRDY#	B36	3.3V
A37	GND	B37	DEVSEL#
A38	STOP#	B38	PCIXCAP
A39	3.3V	B39	LOCK#
A40	SDONE	B40	PERR#
A41	SBO	B41	3.3V
A42	GND	B42	SERR#
A43	PAR	B43	3.3V
A44	AD15	B44	C/BE1#
A45	3.3V	B45	AD14
A46	AD13	B46	GND
A47	AD11	B47	AD12
A48	GND	B48	AD10
A49	AD9	B49	M66EN
A50	GND	B50	GND
A51	GND	B51	GND
A52	C/BE0#	B52	AD8

Table 8. 64-bit 3.3 V PCI-X Connector Pinout (Sheet 3 of 4)

Pin	Signal	Pin	Signal
A53	3.3V	B53	AD7
A54	AD6	B54	3.3V
A55	AD4	B55	AD5
A56	GND	B56	AD3
A57	AD2	B57	GND
A58	AD0	B58	AD1
A59	3.3V	B59	3.3V
A60	REQ64#	B60	ACK64#
A61	5V	B61	5V
A62	5V	B62	5V
A63	GND	B63	Reserved
A64	C/BE7#	B64	GND
A65	C/BE5#	B65	C/BE6#
A66	3.3V	B66	C/BE4#
A67	PAR64	B67	GND
A68	AD62	B68	AD63
A69	GND	B69	AD61
A70	AD60	B70	3.3V
A71	AD58	B71	AD59
A72	GND	B72	AD57
A73	AD56	B73	GND
A74	AD54	B74	AD55
A75	3.3V	B75	AD53
A76	AD52	B76	GND
A77	AD50	B77	AD51
A78	GND	B78	AD49
A79	AD48	B79	3.3V
A80	AD46	B80	AD47
A81	GND	B81	AD45
A82	AD44	B82	GND
A83	AD42	B83	AD43
A84	3.3V	B84	AD41
A85	AD40	B85	GND
A86	AD38	B86	AD39
A87	GND	B87	AD37
A88	AD36	B88	3.3V
A89	AD34	B89	AD35
A90	GND	B90	AD33

Table 8. 64-bit 3.3 V PCI-X Connector Pinout (Sheet 4 of 4)

Pin	Signal	Pin	Signal
A91	AD32	B91	GND
A92	Reserved	B92	Reserved
A93	GND	B93	Reserved
A94	Reserved	B94	GND

## 4.2.5 DDR SDRAM Slots

The evaluation board contains two DIMM slots for DDR SDRAM. Table 9 presents the DDR SDRAM slot designator and corresponding description.

Table 9. DDR SDRAM Slots

DDR SDRAM Slot Designator	DDR SDRAM Slot Description
J4G1	DIMM 0
J4J2	DIMM 1

## 4.2.6 Firmware Hub (FWH) BIOS Socket

The Firmware Hub (FWH), or BIOS, flash memory part fits into the 32-pin socket U1H1, giving you the option to remove and reprogram it without the use of soldering equipment. There is only one correct orientation for the FWH part to be placed into its socket. Line up the circular marking on the FWH part, denoting pin 1, with the circular marking on the evaluation board. Pin numbering proceeds clockwise around the chip from pin 1.

## 4.2.7 Battery

A type 2032 3 V lithium coin cell battery is used in socket BH1G1 on the evaluation board. The battery holder is beveled such that the battery fits into it in one particular orientation. The battery is held in place by a metal arm. To remove the battery, bend the arm slightly and pull the battery out.

## 4.3 Jumpers

The evaluation board has a number of jumpers that control various functions of the system.

Table 10 presents the descriptions of the jumpers and their settings. Default settings are recognized in bold.

**Caution:** There are also several two pin headers located on the evaluation board which are used for measurement of voltage planes and reference voltages. Table 11 presents the measurement headers and descriptions. **These headers should never be shorted.**

Table 10. Jumpers and Jumper Functions

Jumper	Name	Function / Comments <sup>1</sup>
J5E4	AGP/ADD Select	<b>Open</b> : DVO mode enabled. For use with an ADD card Short: AGP mode enabled. Must be shorted if using AGP card
J2F1	Top Swap	<b>Open</b> : Disable Top Swap mode in FWH Short: Enable Top Swap
J8J1	Enable SIO	[1-2]: Enable Super I/O [2-3]: Disable Super I/O
J3J1	CMOS Clear	[1-2]: Normal Operation [2-3]: Clear CMOS
J1G2	BIOS Config	[1-2]: Normal Mode [2-3]: Configuration Mode [Open]: Recovery Mode
J4J3	No Reboot	<b>Open</b> : Normal Mode Short: No Reboot
J8E1	Reserved	<b>Open</b> : Normal Short: Reserved
J5B1	Reserved	[1-2]: Reserved [2-3]: Normal [Open]: Reserved
J2J3	Reserved - Jumper Not Installed	<b>Open</b> : Normal Short: Reserved
J5E3	Reserved	Open: Reserved <b>Short</b> : Normal
J5E2	Reserved	Open: Reserved <b>Short</b> : Normal
J5E1	Reserved	Open: Reserved <b>Short</b> : Normal
J8F1-J8F6	VID Jumpers	[1-2]: Normal. [2-3]: Reserved [Open]: Reserved

1. Bolded text refers to default jumper setting.

**Table 11. Measurement Headers**

Header	Pin 1	Pin 2
J4G3	DIMM_VREF_1P25	Ground
J4G4	V_2P5_CORE	Ground
J4G5	HI_VREF_ICH	Ground
J4E1	HUBREF_MCH	Ground
J6C1	V_1P3_GMCH	Ground
J6C2	V_1P5_CORE	Ground

**Caution:** Do not short these headers.

## 4.4 On-Board Connectors

**Table 12. On-Board Connectors**

Connector Reference Designator	Connector Description
J7J5	ATX Power Connector
J4H2	Primary IDE Connector
J4H1	Secondary IDE Connector
J2J2	SATA 0 Connector
J3J2	SATA 1 Connector
J4J2	Floppy Connector
J9H1	Mini - ITP - 28P Connector
J9B1	Rear Chassis Fan Connector
J9F1	CPU Fan Connector
J4J4	Auxiliary Fan Connector
J5A2	LVDS Connector - 30 pin
J5C1	LVDS Panel Backlight Connector - 7pin

### 4.4.1 ATX Power Connectors

Table 13 presents the pinout of the ATX power connector J7J5.

**Table 13. ATX Power Connector (Sheet 1 of 2)**

Pin	Signal Name	Function
1	3.3 V	3.3 V
2	3.3 V	3.3 V
3	GND	Ground
4	+ 5 V	+5 V VCC
5	GND	Ground
6	+ 5 V	+5 V VCC
7	GND	Ground

**Table 13. ATX Power Connector (Sheet 2 of 2)**

Pin	Signal Name	Function
8	PWRGD	Power Good
9	5 VSB	Standby 5 V
10	+ 12 V	+12 V
11	3.3 V	3.3 V
12	-12 V	-12 V
13	GND	Ground
14	PS_ON#	Soft-off control
15	GND	Ground
16	GND	Ground
17	GND	Ground
18	-5 V	-5 V
19	+5 V	+5 V VCC
20	+5 V	+5 V VCC

## 4.4.2 IDE Connectors

Table 14 presents the signals assigned to the IDE connector. The primary IDE connector and secondary IDE connector are J4H2 and J4H1, respectively.

**Table 14. IDE Connector Pinout (Sheet 1 of 2)**

Pin	Signal	Pin	Signal
1	Reset IDE	21	PDDREQ
2	Ground	22	Ground
3	Host Data 7	23	I/O Write#
4	Host Data 8	24	Ground
5	Host Data 6	25	I/O Read#
6	Host Data 9	26	Ground
7	Host Data 5	27	IOCHRDY
8	Host Data 10	28	Ground
9	Host Data 4	29	PDDACK
10	Host Data 11	30	Ground
11	Host Data 3	31	IRQ14
12	Host Data 12	32	Reserved
13	Host Data 2	33	Addr1
14	Host Data 13	34	Primary IDE Cable Detect
15	Host Data 1	35	Addr 0
16	Host Data 14	36	Addr 2
17	Host Data 0	37	Chip Select 0#



**Table 14. IDE Connector Pinout (Sheet 2 of 2)**

Pin	Signal	Pin	Signal
18	Host Data 15	38	Chip Select 1#
19	Reserved	39	Activity
20	Key	40	Ground

### 4.4.3 SATA Connectors

Table 15 presents the signals assigned to the SATA connectors J2J2 and J3J2.

**Table 15. SATA Connector Pinout**

Pin	Signal
1	GND
2	A+
3	A-
4	GND
5	B-
6	B+
7	GND

#### 4.4.4 Floppy Drive Connector

Table 16 presents the signals assigned to the floppy drive connector, J4J2.

**Table 16. Floppy Drive Connector Pinout**

Pin	Signal	Pin	Signal
1	Ground	2	Drive Enable 0
3	Ground	4	Reserved
5	Key	6	Drive Enable 1
7	Ground	8	Index
9	Ground	10	Motor Enable A#
11	Ground	12	Reserved
13	Ground	14	Drive Select A#
15	Ground	16	Reserved
17	Reserved	18	DIR#
19	Ground	20	STEP#
21	Ground	22	Write Data#
23	Ground	24	Write Gate#
25	Ground	26	Track 00#
27	Reserved	28	Write Protect#
29	Ground	30	Read Data#
31	Ground	32	Side 1 Select#
33	Ground	34	Diskette Change#

#### 4.4.5 ITP700FLEX Connector

See [Section 3.3.7](#) and ITP documentation for information on the In-Target Probe (ITP). See *ITP700 Debug Port Design Guide* (<http://www.intel.com/design/Xeon/guides/249679.htm>).

#### 4.4.6 Fan Connectors

There are three 12 V fan connectors on the evaluation board. Use connector J9F1 for the CPU fansink. If you choose to install another 12 V fan or fansink on your evaluation board, you can use the two auxiliary fan connectors J9B1 and J4J4.

#### 4.4.7 LVDS Connectors

Table 17 presents the pinout of the LVDS panel connector J5A2. Table 18 presents the pinout of the LVDS panel backlight connector J5C1.

**Table 17. LVDS Panel Connector Pinout**

Pin	Signal
1	Ground
2	3.3 V (Data Power)
3	3.3 V (Data Power)
4	3.3 V (Control Power)
5	Reserved
6	DDCPCLK
7	DDCPDATA
8	YAM(0)
9	YAP(0)
10	Ground
11	YAM(1)
12	YAP(1)
13	Ground
14	YAM(2)
15	YAP(2)
16	Ground
17	CLKAM
18	CLKAP
19	Ground
20	YBM(0)
21	YBP(0)
22	Ground
23	YBM(1)
24	YBP(1)
25	Ground
26	YBM(2)
27	YBP(2)
28	Ground
29	CLKBM
30	CLKBP

**Table 18. LVDS Panel Backlight Connector Pinout (Sheet 1 of 2)**

Pin	Signal
1	+12 V (Backlight Power)
2	Ground
3	Ground

**Table 18. LVDS Panel Backlight Connector Pinout (Sheet 2 of 2)**

Pin	Signal
4	+5 V (Inverter Control Power)
5	SMB_CLK
6	SMB_DATA
7	BKLTEN (Backlight Enable)

## 4.5 On-Board Headers

**Table 19. On-Board Headers**

Header Reference Designator	Header Description
J4J1	Intruder Header
J3E1	USB Front/Back Panel Header
J4B1	CD IN Header
J6B1	Serial Port Header
J1J1	Front Panel Header
J1J2	Infrared Header

### 4.5.1 Intruder Header

The Intruder header, J4J1, is a 2 pin jumper which can be attached to a switch that is activated by the system's case being opened.

### 4.5.2 USB Front Panel Header

Table 20 presents the pinout of the USB front panel header, J3E1.

**Table 20. USB Front Panel Header**

Pin	Signal	Pin	Signal
1	5 V (fused)	2	5 V (fused)
3	USBP2#	4	USBP3#
5	USBP2	6	USBP3
7	Ground	8	Ground
9	Key	10	Reserved

### 4.5.3 CD IN Header

Table 21 presents the pinout of the CD IN header, J4B1.

**Table 21. CD IN Header**

Pin	Signal
1	LCD
2	CDGND
3	CDGND
4	RCD

## 4.5.4 Serial Port Header

Table 22 presents the pinout of the Serial Port header, J6B1.

**Table 22. Serial Port Header**

Pin	Signal	Pin	Signal
1	DCD	2	Serial In (SIN)
3	Serial Out (SOUT)	4	DTR
5	Ground	6	DSR
7	RTS	8	CTS
9	RI	10	Key

## 4.5.5 Front Panel Header

Table 23 presents the pinout of the Front panel header, J1J1.

**Table 23. Front Panel Header**

Pin	Signal	Pin	Signal
1	HD_LED	2	FP_PWR/SLP
3	HD_LED_N	4	FP PWR/SLP
5	GND	6	PWR_SW_P
7	RST_SW_P	8	GND
9	Reserved	10	No Pin

## 4.5.6 Infrared Header

Table 23 presents the pinout of the Infrared header, J1J2.

**Table 24. Infrared Header**

Pin	Signal	Pin	Signal
1	Reserved	2	Key
3	+5 V	4	Ground
5	IRTX	6	IRRX

## 4.6 Buttons

The evaluation board has power and reset buttons. [Table 25](#) presents the switch reference designation and corresponding button description.


Table 25. Buttons

Switch Reference Designator	Switch Description
SW1J1	Power Button
SW1H1	Reset Button

## 4.7 Peripheral Connectors

The evaluation board contains a number of connectors for external system devices and peripherals. [Figure 4](#) shows the peripheral connectors.

Figure 4. Peripheral Connectors



### 4.7.1 Dual Stacked USB Connector

[Table 26](#) presents the signals assigned to the dual stacked USB connector.

Table 26. USB Connector Pinout

Pin	Signal
1,5	Power (fused)
2,6	USBP1# [USBP0#]
3,7	USBP1 [USBP0]
4,8	Ground

## 4.7.2 PS/2-Style Mouse and Keyboard Connectors

Table 27 presents the signals assigned to the PS/2-style keyboard and mouse connectors. The keyboard port is on the bottom, and the mouse port is on the top.

**Table 27. PS/2-Style Mouse and Keyboard Pinout**

Pin	Signal
1, 7	Data
2,8	Reserved
3,9	Ground
4,10	+5 V (fused)
5,11	Clock
6,12	Reserved

## 4.7.3 VGA Port

Table 28 presents the signals assigned to the VGA port.

**Table 28. VGA Port Signals**

Pin	Signal
1	Red
2	Green
3	Blue
4	Reserved
5	Ground
6	Analog Ground
7	Analog Ground
8	Analog Ground
9	V <sub>CC</sub>
10	Ground
11	Reserved
12	DDC Data
13	Horizontal Sync
14	Vertical Sync
15	DDC Clock

## 4.7.4 Parallel Port

Table 29 presents the signals assigned to the parallel port connector.

**Table 29. Parallel Port Connector Pinout**

Pin	Signal	Pin	Signal
1	Strobe#	14	Auto Feed#
2	Data Bit 0	15	Fault#
3	Data Bit 1	16	INIT#
4	Data Bit 2	17	SLC IN#
5	Data Bit 3	18	Ground
6	Data Bit 4	19	Ground
7	Data Bit 5	20	Ground
8	Data Bit 6	21	Ground
9	Data Bit 7	22	Ground
10	ACK#	23	Ground
11	Busy	24	Ground
12	Paper end	25	Ground
13	SLCT		

## 4.7.5 Serial Ports

Table 30 presents the signals assigned to the serial port connector.

**Table 30. Serial Port Connector Pinout**

Pin	Signal
1	DCD
2	Serial In (SIN)
3	Serial Out (SOUT)
4	DTR
5	Ground
6	DSR
7	RTS
8	CTS
9	RI



## 4.8 Voltage Identification for the Intel® Pentium® M Processor

There are six voltage identification pins on the Pentium M processor. These signals may be used to support automatic selection of  $V_{CC\_CORE}$  voltages and are needed to cleanly support voltage specification variations on current and future processors. VID[5:0] is defined in [Table 31](#).

**Table 31. VID vs.  $V_{CC\_CORE}$  Voltage (Sheet 1 of 2)**

VID						$V_{CC\_CORE}$ V	VID						$V_{CC\_CORE}$ V
5	4	3	2	1	0		5	4	3	2	1	0	
0	0	0	0	0	0	1.708	1	0	0	0	0	0	1.196
0	0	0	0	0	1	1.692	1	0	0	0	0	1	1.180
0	0	0	0	1	0	1.676	1	0	0	0	1	0	1.164
0	0	0	0	1	1	1.660	1	0	0	0	1	1	1.148
0	0	0	1	0	0	1.644	1	0	0	1	0	0	1.132
0	0	0	1	0	1	1.628	1	0	0	1	0	1	1.116
0	0	0	1	1	0	1.612	1	0	0	1	1	0	1.100
0	0	0	1	1	1	1.596	1	0	0	1	1	1	1.084
0	0	1	0	0	0	1.580	1	0	1	0	0	0	1.068
0	0	1	0	0	1	1.564	1	0	1	0	0	1	1.052
0	0	1	0	1	0	1.548	1	0	1	0	1	0	1.036
0	0	1	0	1	1	1.532	1	0	1	0	1	1	1.020
0	0	1	1	0	0	1.516	1	0	1	1	0	0	1.004
0	0	1	1	0	1	1.500	1	0	1	1	0	1	0.988
0	0	1	1	1	0	1.484	1	0	1	1	1	0	0.972
0	0	1	1	1	1	1.468	1	0	1	1	1	1	0.956
0	1	0	0	0	0	1.452	1	1	0	0	0	0	0.940
0	1	0	0	0	1	1.436	1	1	0	0	0	1	0.924
0	1	0	0	1	0	1.420	1	1	0	0	1	0	0.908
0	1	0	0	1	1	1.404	1	1	0	0	1	1	0.892
0	1	0	1	0	0	1.388	1	1	0	1	0	0	0.876
0	1	0	1	0	1	1.372	1	1	0	1	0	1	0.860
0	1	0	1	1	0	1.356	1	1	0	1	1	0	0.844
0	1	0	1	1	1	1.340	1	1	0	1	1	1	0.828
0	1	1	0	0	0	1.324	1	1	1	0	0	0	0.812
0	1	1	0	0	1	1.308	1	1	1	0	0	1	0.796
0	1	1	0	1	0	1.292	1	1	1	0	1	0	0.780
0	1	1	0	1	1	1.276	1	1	1	0	1	1	0.764
0	1	1	1	0	0	1.260	1	1	1	1	0	0	0.748

Table 31. VID vs. V<sub>CC\_CORE</sub> Voltage (Sheet 2 of 2)

VID						V <sub>CC_CORE</sub> V	VID						V <sub>CC_CORE</sub> V
5	4	3	2	1	0		5	4	3	2	1	0	
0	1	1	1	0	1	1.244	1	1	1	1	0	1	0.732
0	1	1	1	1	0	1.228	1	1	1	1	1	0	0.716
0	1	1	1	1	1	1.212	1	1	1	1	1	1	0.700

The Intel® 855GME BIOS was created using AMIBIOS8\* technology created by AMI\*.

The following documents are available to overview the high-level features of AMIBIOS8:

- Amibios8.pdf
- AMIBIO8Brochure.pdf
- AboutAMIBIOS8.pdf

These files, and others, are also available for download from AMI's website (<http://www.ami.com>).

## 5.1 Power-On and Configuration

### 5.1.1 Power On

Upon power-on, the Intel® 855GME BIOS will initialize the board hardware and peripherals, communicating its progress by writing status codes to an I/O port (80h). These status codes may be monitored with the on board POST code debugger.

Documentation on the status codes sent to port 80h is available in the file AMIBIOS-codes.pdf. This file can be downloaded from AMI's website (<http://www.ami.com>).

After most of the hardware has been configured, including video (whether it be on-board or PCI), the user is presented with a splash screen. This splash screen displays the following information:

- BIOS information, such as build time and version
- CPU configuration
  - Number of CPUs in the system
  - Speed of the CPUs
  - Brand string
  - Family/Model/Stepping
  - Microcode update loaded

All of memory is then tested, and the progress of the test is displayed on the screen. This memory test may be skipped by pressing the <ESC> key at any time during the test.

Following the memory test, IDE devices are detected. If CMOS memory has been corrupted or is otherwise invalid, you will be prompted to load default CMOS data and continue or enter the setup utility. Press <F1> to enter the setup utility or press <F2> to load default values into CMOS and continue.

After the IDE devices are displayed, the current hardware configuration is shown, and the boot device is chosen. Then control is handed over to the boot loader on the selected boot device.

## 5.1.2 BIOS Setup Configuration

The Intel 855GME BIOS provides a setup utility to customize your board. At any point during the display of the first splash screen, pressing the <DEL> key will enter BIOS setup.

The BIOS Setup utility has been functionally divided into five sections to categorize the setup options:

- Main
- Advanced
- PCI/PNP (not discussed here)
- Boot
- Security (not discussed here)
- Chipset
- Exit

These sections can be navigated using all four arrow keys. The <UP> and <DOWN> keys toggle between setup options in any given section. The <LEFT> and <RIGHT> keys switch between main BIOS setup sections. Each of these sections will be discussed briefly, in turn.

## 5.1.3 Help on Options

It should be noted that not all setup options are documented in this guide. The setup utility in the BIOS contains brief help descriptions for almost every setup option available. When any given setup option is highlighted (selected by moving the cursor to the item with the arrow keys), a brief description of that option is displayed in a pane on the right-hand side of the screen.

## 5.1.4 Main Setup

The Main BIOS setup screen contains mostly informative information on the BIOS. The following information is displayed:

- BIOS version
- BIOS build date
- BIOS ID

Please use this information when engaging with Intel customer support.

### 5.1.4.1 Time and Date

The Main Setup section contains fields to control the date and the time of the system. These should be set the first time the setup utility is entered.

## 5.1.5 Advanced Setup

The Advanced BIOS setup screen contains various menu items that allow you to configure the following system components:

- CPU
- IDE (not discussed here)
- Floppy (not discussed here)
- ACPI (not discussed here)
- Event Log (not discussed here)
- Super I/O (not discussed here)
- USB (not discussed here)
- Onboard Devices

### 5.1.5.1 CPU Configuration

#### CPU Frequency Multiplier

The Intel 855GME board adaptation allows for the user to set the operating frequency of the processors in the system. The CPU Frequency Multiplier field accepts a decimal number representing the processor's internal clock multiplier ratio. The following equation defines how this field affects processor operating frequency:

$$\text{Processor Frequency} = (\text{CPU Frequency Multiplier}) * (\text{FSB Frequency}) / 4$$

For example, a CPU Frequency Multiplier value of “20” on a board that is populated with 400 MHz FSB processors will result in an effective processor operating frequency of 2.0 GHz.

It should be noted that not all multipliers are allowable. While the setup option may allow a value to be entered, it is not guaranteed that the entered multiplier will actually result in the intended processor frequency. The effective frequency of the processor depends on the supported frequency range of the processor. If a value entered in this option is not explicitly supported by the processor, the system should exhibit the following behavior:

- If the multiplier would target a processor frequency of below 1.2 GHz, the system will strap to 800 MHz
- If the multiplier would target a processor frequency between 1.2 GHz and the lowest supported processor frequency, the system will strap to the lowest supported processor frequency.
- If the multiplier would target a processor frequency above the highest supported processor frequency, the system will strap to the highest supported processor frequency.

## 5.1.6 Boot Setup

The Boot Setup section contains options that controls boot devices, boot order, and other aspects of the boot process. Most of these options will not be documented here.

### Quick Boot

The Quick Boot option determines whether or not a complete memory test is performed by the BIOS during boot. Enabling this option will speed up boot time of large memory configurations greatly. It is disabled by default.

## 5.1.7 Chipset Setup

This setup section contains options that allow the user to configure various parameters that are specific to the chipset silicon present on the board. The following silicon is configurable through this setup section:

- 855GME chipset
- 6300ESB ICH

## 5.1.8 Exit

After BIOS setup modifications have been done, you have several choices for leaving the setup utility, which are displayed on the Exit Setup screen.

- Save and Exit (F10)
- No Save and Exit
- Discard Changes (F7)
- Load Optimal Defaults (F8)
- Load Failsafe Defaults (F9)

### 5.1.8.1 Save Changes and Exit

This option can be chosen to save all changes made to CMOS configuration since entering BIOS setup utility and rebooting the system. All changes made in the setup utility will take affect on the subsequent boot.

### 5.1.8.2 Discard Changes and Exit

This option can be chosen to exit the setup utility without saving any CMOS configuration changes that have been made. Choosing this option will allow the boot to continue from where it left off before entering the setup utility.

### 5.1.8.3 Discard Changes

If you have made changes that you wish to undo, this option can be used to restore the CMOS buffer to the same state it was in at setup utility entry.

#### 5.1.8.4 Load Optimal/Failsafe Defaults

Both of these options load a pre-programmed set of configuration data to CMOS.

#### 5.1.8.5 Shortcuts

In addition to using the Exit Setup screen to choose your method of leaving the setup utility, you can also use function keys (noted above) from any point inside the setup utility.

## 5.2 Updating the BIOS

AMI provides an MS-DOS utility that may be used to replace the BIOS on your 855GME board with a newer version. The utility may be invoked via MS-DOS command line with one parameter, being the .rom file that represents the new BIOS image. The .rom file may be located in any location in the system accessible from MS-DOS.

This utility, along with instructions, is available for download from AMI's website (<http://www.ami.com>). Although the name of the actual executable file changes from release to release, this tool is packaged under the name AMIFLASH.

## 5.3 Troubleshooting

### 5.3.1 Error Messages

In some situations, you may be faced with error messages from the BIOS. AMIBIOS-Error-Messages.pdf describes some of the messages you may see. This document, along with others, is available online from AMI's website (<http://www.ami.com>).

### 5.3.2 Status Codes

During the boot process, the 855GME BIOS communicates its progress to the user by writing status codes to an I/O port (80h). These status codes may be monitored by installing a POST diagnostic card in the short debug PCI slot.

Documentation on the status codes that are sent to port 80h is in the file AMIBIOS-codes.pdf which is available for download from AMI's website (<http://www.ami.com>).

### 5.3.3 Fatal Error Codes

Some memory configurations may cause the system to stop because the BIOS can no longer function. These conditions are specific to the 855GME board adaptation, and are not documented with the reset of the POST codes in the AMI documentation. Table 32 details the possible board-specific fatal error codes that may be observed.

**Table 32. Board-Specific Fatal Error Codes**

Post Code	Name	Description
E1	Memory Not Present	Make sure memory is populated in the system. If memory has been populated in the system, it is possible that the BIOS to skipped DIMMs that are not valid for the current board configuration, and had no valid DIMMs to initialize.
E2	Memory Type Mismatch	Memory has been placed in the system that is not Registered ECC x72 DDR. Check all DIMMs.
E3	Memory Width Error	The silicon on the board doesn't support the DRAM width of one of the DIMMs populated on the board. Check the width of all DIMMs and replace any non-supported DIMMs.
E4	Memory Channel Mismatch	At least one DIMM pair (channel A and channel B) do not match, or only one DIMM is populated in the socket pair.
EA	Memory Timing Error	At least one DIMM has been placed in the system that is not fast enough to run in the current configuration. Inspect and replace slow DIMMs.
EE	Memory Size Not Supported	The size of at least one DIMM is not supported by the BIOS. Inspect and replace any unsupported DIMMs.
EF	DIMM Population Order Error	Mixed single-rank and double-rank DIMMs have been populated in the wrong order. Reorder the DIMMs such that any of the double-rank DIMMs are farther from the MCH than any of the single-rank DIMMs.

**Note:** The BIOS contained on your board may not generate all of the error codes listed above.



# Schematics

---

# A

This section provides the schematics for the Intel® Pentium® M Processor, Intel® 855GME Chipset and Intel® 6300ESB ICH Development Kit.

To obtain the latest version of the bill of materials, contact your local Intel representative.



8

7

6

5

4

3

2

1

PAGE #

COMENT/FUNCTION

1

COVER PAGE.

2

TABLES: BLOCK DIAGRAM

3

CORE: CK\_409 (MAIN CLOCK GENERATOR)

4

CORE: CPU SOCKET 1 OF 2

5

CORE: CPU SOCKET 2 OF 2

6

CORE: CPU: PULL-UPS, TJPRO CONN

7

CORE: GMCH: DDR, HOST, HI INTERFACES

8

CORE: GMCH VIDEO AND MISC INTERFACES

9

CORE: GMCH POWER AND GND

10

CORE: GMCH CIRCUITRY

11

CORE: GMCH PLL, STRAPS & MISC CLOCK DRIVERS

12

CORE: DDR SERIES TERMINATION

13

CORE: DIMM CONNECTORS

14

CORE: DDR PARALLEL TERM (STROBES, CNTL)

15

CORE: DDR VTERM CAPS

16

CORE: AGP DIGITAL DISPLAY CONNECTOR

17

CORE: VGA CONNECTOR

18-19

CORE: LVDS CONNECTOR

20

ICH: PCI & IDE INTERFACES

21

ICH: CPU, PM, SATA, USB & HI INTERFACES

22

ICH: PCI-X, AUDIO & SERIAL PORT INTERFACES

23

ICH: ICH PULL-UP/PULL-DOWNS, BATTERY

25

ICH: IDE PRIMARY & SECONDARY

26

ICH: USB BACK PANEL CONNECTORS AND POWER

27

ICH: USB FRONT PANEL CONNECTOR AND POWER

28

ICH: PCI SLOTS 2 - 1

29

ICH: PCI TERMINATION

30

ICH: PCI-X SLOTS 2 - 1

31

ICH: PCI-X TERMINATION

32-33

ICH: SMBUS ISOLATION

34

ICH: SERIAL ATA CONNECTORS

35-36

AUDIO: CODEC

37

AUDIO: CD-IN, LINE-IN

38

AUDIO: MIC-IN, LINE-OUT

39

AUDIO: VREG

40

SIO: LPC47M102

41

SIO: FLOPPY

42

SIO: KEYBOARD & MOUSE PORTS (PS/2)

43

SIO: PARALLEL PORT

44

SIO: COM1-COM3

45

FWH: MFG MODE AND RECOVERY JUMPERS

PAGE #

COMPONENT/FUNCTION

46

GLUE4

47

PC SPEAKER

48

FRONT PANEL HEADER

49

LABELS / MOUNTING HOLES

50

FAN: FAN HEADERS (3)

51

VREG: 2.5V MEMORY, STANDBY-MEMORY

52

VREG: 1.25V MEMORY VTT

53

VREG: ATX POWER CONNECTOR 2X10

54

VREG: PCI VAUX, USB\_NCH & USB\_PCH

55

VREG: 1.5V STBY & 3.3V STBY

56

VREG: BULK DECOUPLING

57

VREG: 2.5V STR DECOUPLING

58

VREG: CORE 1.5V & 1.8V

59

VREG: CPU MAIN REGULATOR (CPU\_CORE)

60

VREG: CPU DECOUPLING, CPU VREG DECOUPLING

61

VREG: GMCH CORE REGULATOR & VCCP REGULATOR

62

DEBUG: TITLE PAGE

63

DEBUG: ITP PORT AND PULL-UPS

64

DEBUG: CPU STATUS LEDS

65

DEBUG: SYSTEM LEDS, PWR & RESET BUTTONS

66

DEBUG: PORT 80 DECODER

67

DEBUG: VID JUMPERS, SMBUS HEADER, HUBLINK PROBE

68

DEBUG: SMA CONNECTORS, SMI/STPCLK INJECTION

69

REVISION HISTORY

REV

DESCRIPTION

DFT

DATE

CHK

DATE

APVD

DATE

855GMEFB

FAB C

REV 3

PBA: C.32583-301

PB: C.32584-003

POWER SYMBOLS USED:

VCC3

VCC

VCCP

+12V

-12V

NOTES:

3. VCC3 = +3.3 VOLTS UNLESS OTHERWISE SPECIFIED.

4. VCCP = +1.05 VOLTS UNLESS OTHERWISE SPECIFIED.

NOTES:

1. THIS SCHEMATIC DOCUMENTS THE GENERIC PRODUCT WITH ALL POSSIBLE CONFIGURATIONS. PLEASE REFER TO SPECIFIC PRODUCT PBA EPLs FOR ITEMS SHOWN AS OPTIONAL IN THE SCHEMATIC.

2. RESISTORS ARE IN OHMS UNLESS OTHERWISE SPECIFIED.

3. VCC = +5V UNLESS OTHERWISE SPECIFIED.

4. \* SUFFIX INDICATES ACTIVE LOW SIGNAL.

5. \I SUFFIX INDICATES SIGNAL EXITS HIERARCHICAL BLOCK.

6. THIS DOCUMENT ALSO EXISTS ON ELECTRONIC MEDIA.

DRAWING

855GMEFB.SCH\_1.1

Wed Apr 13 15:39:22 2005

BOM RELEASE DATE

SIGNATURE

DATE

DRN BY

CHK BY

ENGR

APVD

APVD

APVD

PB NUMBER

C32583-301

intel

5000 W. CHANDLER BLVD

CHANDLER, AZ

85044

TITLE

SCH, PBA, 855GMEFB

INTEL CORPORATION

5000 W. CHANDLER BLVD

CHANDLER, AZ 85226

DOCUMENT NUMBER

30117601

PAGE

1/69

REV


C3

INTEL(R) PENTIUM(R) M PROCESSOR

INTEL(R) 82855GME GMCH


INTEL(R) FWE6300ESB I/O CONTRLR HUB







FSA	FSB	FUNCTION
0	0	100 MHZ HOST CLOCK
0	MID	SEE CK-40B CLOCK SPEC
0	1	RESERVED
1	0	RESERVED
1	1	RESERVED
1	MID	ALL OUTPUTS HI-Z

SMB ADDRESS  
11010010  
D2 WRITE  
D3 READ




CK-409







CPU SIGNAL TERMINATION




VCCP GTLREF GENERATION CIRCUIT



CPU COMP RESISTORS



MINIDIN3 FOR CPU THERMAL DIODE MONITORING




CPU CIRCUITS


DRAWING 855GMEFB, SCH 1.6  
Wed Apr 13 15:32:44 2005

INTEL CORPORATION  
5000 W. CHANDLER BLVD  
CHANDLER, AZ 85226

DOCUMENT NUMBER	PAGE	REV
30117601	6	C3














GMCH STRAPPING OPTIONS



SPREAD SPECTRUM CLOCK GENERATOR FOR LVDS DISPLAY PLL



GMCH STRAPPING OPTIONS			
	FUNCTION	BOARD DEFAULT	OPTION OVERRIDE
J5E4	DVO/AGP STRAP	NO SHUNT FOR DVO	SHUNT FOR AGP 4X

J5E1	J5E2	J5E3	PSB FREQ	SM FREQ	GFX FREQ
0	0	0	400	266	200
0	0	1	400	200	200
0	1	0	400	200	133
1*	1*	1*	400	333	250

0 = NO SHUNT, 1 = SHUNT  
\* = DEFAULT


GMCH PLL, STRAPS & MISC CLKS











NOTE:

CS SIGNALS MUST HAVE IT'S OWN RES/RPACK  
CKE SIGNALS MUST HAVE IT'S OWN RES/RPACK  
CPC SIGNALS MUST HAVE IT'S OWN RES/RPACK


ROOM=DCL\_DDR\_CORE

DDR TERMINATION RESISTORS

DRAWING  
855GMEFB. SCH 1.15  
Wed Apr 13 15:32:50 2013

INTEL CORPORATION  
5000 W. CHANDLER BLVD  
CHANDLER, AZ 85226

DOCUMENT NUMBER	PAGE	REV
30117601	15	C3







PLACED AT LEFT, CENTER AND RIGHT  
OF VTT ISLAND

DDR DECOUPLING CAPACITORS



DRAWING 855GMEFB.SCH 1.16 Wed Apr 13 15:32:50 2005	INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER	PAGE	REV
		30117601	16	C3








LVDS PANEL BACKLIGHT




BIOS NOTE:  
DISABLE BOTH BKLTSEL  
LINES BEFORE ENABLING ONE


LVDS CONNECTOR




DRAWING  
855GMEFB, SCH 1.20  
Wed Apr 13 15:32:52 2005


INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 20	REV C3
--	-----------------------------	------------	-----------












THROUGH-HOLE  
CAD NOTE: DO NOT PLACE BATTERY NEAR  
MOUNTING HOLES, GROUND OR VIAS

ICH STRAPPING & DECOUPLING

DRAWING 855GMEFB, SCH 1, 24  
5000 W. CHANDLER BLVD  
CHANDLER, AZ 85226  
Wed Apr 13 15:32:54 2005

DOCUMENT NUMBER	PAGE	REV
30117601	24	C3





## D



B




---

1

3


1




DESIGN NOTE:

PCI SLOT2 = PCI DEVICE #17/22  
REQ/GNT PAIR = #1  
IRQ MAP   A : B : C : D  
          G : F : E : H

PCI SLOT 2







DRAWING  
855GMEF.B, SCH: 1, 30  
Wed Apr 13 15:32:57 2005

INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 30	REV C3
--	-----------------------------	------------	-----------












DRAWING  
855GMEFB, SCH: 1.33  
Wed Apr 13 15:32:58 2005


INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 33	REV C3
--	-----------------------------	------------	-----------





SERIAL ATA CONNECTORS.






AUDIO: CD IN, LINE IN


DRAWING  
855GMEFB.SCH 1.37  
Wed Apr 13 15:33:00 2005

INTEL CORPORATION  
5000 W. CHANDLER BLVD  
CHANDLER, AZ 85226


DOCUMENT NUMBER	PAGE	REV
30117601	37	C3









AUDIO: VREG






FLOPPY CONNECTOR



COMPONENTS ARE DFM29


PS2 KEYBOARD



CONN  
MOUSE


PLACE AS CLOSE TO PS/2 CONNECTOR AS POSSIBLE


PLACE NEAR  
PS/2 CONN




ATX DOUBLE-STACKED

PS/2 STACK







RECOVER/CONFIGURE HEADER	MODE
JUMPER ON 1-2 *	NORMAL
JUMPER ON 2-3	CONFIGURE
JUMPER REMOVED	RECOVERY
* DEFAULT JUMPER SETTING	

CONFIGURE= SAFE MODE

NOTE:  
PULLDOWNS ON GPIO0 AND GPIO1  
ARE ON IDE PAGE

FIRMWARE HUB

FWH SOCKET - INTEL P/N: 201138-032, AMP P/N: 822475-1


PLCC EXTRACTION TOOL  
AMP: 821980-1 OR  
AMP: 822475-1

VOLTAGE MODIFIER; ICH<VCCP> ISOLATE FROM FWH<VCC3>

PULLED FROM ICH CONTROL PAGE


DRAWING  
855GMEF.B, SCH 1.45  
Wed Apr 13 15:33:03 2005

INTEL CORPORATION	DOCUMENT NUMBER	PAGE	REV
5000 W. CHANDLER BLVD CHANDLER, AZ 85226	30117601	45	C3




GLUE4 INPUTS		
PIN	FUNCTION	TYPE
1	VREF3IN	3I
2	5VSB	PI
3	3VSB	PI
4	GP2_IN	3IU
5	GP1_INB	UCCP REF
6	GP1_INA	UCCP REF
9	CLK_IN	3I
10	SEL_33_66	3IU
12	PCIRST*	3I
14	AUD_EN	3IU
17	3V_DDCSCL	3IOD
18	5V_DDCSCL	5IOD
19	3V_DDCSDA	3IOD
20	5V_DDCSDA	5IOD
21	CPU_PRESENT*	3IU
22	SLP_S3*	3I
25	PRIMARY_HD*	5IU
26	SCSI*	5IU
27	SECONDARY_HD*	5IU
32	PWRGD_PS	5IU
33	FPRST*	5IU
36	SLP_S5*	3I
37	GRN_BLNK	3IU
38	YLW_BLNK	3IU
41	TEST_EN	5ID
45	VREF5IN	5I
46	MUTE_AUD*	3IU
49	HSYNCH_3V	3I
50	VSYNCH_3V	3I
53	UCCP_VREF	AI
54	STRAP	3IU
55	GP3_IN	5I






SPEAKER




FRONT PANEL HEADER  
IR HEADER




CPU ALWAYS-ON FAN

(PLACE BELOW/RIGHT CPU SOCKET)



REAR CHASSIS FAN

(PLACE ABOVE/RIGHT CPU SOCKET)



(PLACE LOWER LEFT CORNER OF PLATFORM)


CPU & CHASSIS FANS

DRAWING  
855GMEFB, SCH 1.50  
Wed Apr 13 15:33:05 2005


INTEL CORPORATION  
5000 W. CHANDLER BLVD  
CHANDLER, AZ 85226

DOCUMENT NUMBER	PAGE	REV
30117601	50	C3






1.25V DDR REGULATOR




DRAWING  
855GMEFB, SCH 1.53  
Wed Apr 13 15:33:06 2005

INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 53	REV C3
--	-----------------------------	------------	-----------




# PCI VAUX






DRAWING  
855GMEFB.SCH 1.55  
Wed Apr 13 15:33:06 2005

INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 55	REV C3
--	-----------------------------	------------	-----------







CAD NOTE: PLACE NEAR DIMMS

DDR 2P5\_SM DECOUPLING


DRAWING	INTEL CORPORATION	DOCUMENT NUMBER	PAGE	REV
855GMEFB.SCH.1.57	5000 W. CHANDLER BLVD	30117601	57	C3
Wed Apr 13 15:33:07 2005	CHANDLER, AZ 85226			




CPU PLL POWER SUPPLY



1.5V & 1.8V REGULATOR








DRAWING  
855GMEFB. SCH. 1.62  
Wed Apr 13 15:33:09 2005

INTEL CORPORATION  
5000 W. CHANDLER BLVD  
CHANDLER, AZ 85226


DOCUMENT NUMBER	PAGE	REV
30117601	62	C3







CAD NOTE: ROUTE H\_TCK FROM THE TCK PIN OF THE CONNECTOR  
TO THE PROCESSOR PIN. FBO LENGTH = TCK + BPM LENGTHS TO CPU.  
SEE ROUTING GUIDELINES FOR LENGTH MATCHING REQUIREMENTS

ITP 700FLEX CONNECTOR








CAD NOTE: PLACE 1 EACH ON PINS 6 & 9 OF EACH DISPLAY

PORT 80 DECODER





8		7		6		5		4		3		2		1	
REVISION HISTORY															
D		REV C0													
		MADE PUBLIC VERSION CHANGED TO BPAGE PUBLIC													
		REV C1													
		REMOVED OLD DOC NO.													
C		REV C2													
		P24 CHANGED R7V8 FROM EMPTY 10K TO POPULATED 8.2K PAGE 2 ADDED AGP 4X TO DVO BLOCK PAGE 4 REMOVED NS NOTE PAGE 11 UPDATED STRAPPING TABLE													
		REV C3													
		P3 CHANGED R5B5 FROM EMPTY TO POPULATED 330HM RESISTOR TO ENABLE AUDIO													
B															
A															
8		7		6		5		4		3		2		1	

DRAWING		INTEL CORPORATION		DOCUMENT NUMBER		PAGE		REV	
855GMEFB.SCH.1.69		5000 W. CHANDLER BLVD		30117601		69		C3	
Wed Apr 13 15:33:12 2005		CHANDLER, AZ 85226							

REV C0

MADE PUBLIC VERSION  
CHANGED TO BPAGE PUBLIC

REV C1

REMOVED OLD DOC NO.

REV C2

P24 CHANGED R7V8 FROM EMPTY 10K TO POPULATED 8.2K  
PAGE 2 ADDED AGP 4X TO DVO BLOCK  
PAGE 4 REMOVED NS NOTE  
PAGE 11 UPDATED STRAPPING TABLE

REV C3

P3 CHANGED R5B5 FROM EMPTY TO POPULATED 330HM RESISTOR TO ENABLE AUDIO

REVISION HISTORY

DRAWING 855GMEFB.SCH 1.69 Wed Apr 13 15:33:12 2005		INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226		DOCUMENT NUMBER 30117601	PAGE 69	REV C3
--	--	--	--	-----------------------------	------------	-----------